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Introduction
Floating gate defects are inadequately represented by the stuck-at fault model [3-6, 8, 12-17] . The behavior of these defects is rather complex because the floating gate acquires a voltage that depends on the coupling capacitances of the transistor device and on the surrounding circuitry [5, 14, 161 . Gate oxide trapped charges may play an important role in the floating gate transistor (FGT) [ 171. The following three test strategies are common to detect such faults [6] :
The Static Voltage strategy (SV strategy) refers to any test using voltage sensing for verifying logic functionality regardless of clock frequency. SV tests provide boolean controllability and observability of the considered fault.
M. Renovell refers to any test using voltage sensing but taking into account the clock frequency. The DV technique works on a gate level description and uses two vector pairs to measure circuit propagation delays. The first vector (initialization vector) sets the logic output and the second one (state change vector) provides controllability and observability for the targeted path or gate.
The Static Current (IDDQ) strategy ( S C strategy) measures the quiescent VDD power supply current of the IC. The quiescent state exists when the voltage on all the nodes has settled to a stable state. The SC test just has to provide the boolean controllability of the considered fault because observability is inherently guaranteed.
In this paper, we analyze the detectability of floating gate faults using the test strategies mentioned above. We show that the behavior of the floating gate defect depends on two classes of parameters, i.e., the predictable and the unpredictable parameters. Predictable parameters include both technological information from the process and topological information from the layout [SI. The unpredictable parameters include the random information coming from the size, location, and nature of the fault. Furthermore, we show that the metal-poly capacitance C,,,,,, and the metal potential V,,, together with the unpredictable poly-bulk capacitance Cpb and Qo, play an extremely important role in determining the final output voltage and the steady state current of a logic gate subject to a floating gate defect.
Section 2 is devoted to the analysis of the electrical behavior of a floating gate transistor. We state that the equivalent gate potential V,, of the faulty transistor depends on its own drain to source voltage Vds, the influence of an overlapping metal track V,,,, and different technological and topological parameters [5, 14, 161 . We show that the induced voltage on the defective transistor decreases for higher values of the poly-bulk capacitance C p b and increases for the lower values of the same. A strong relationship between the crossing-metal potential VI, together with the corresponding metal-poly capacitance value C,,,,,, and the induced voltage on the );ate is also presented in detail.
Using these relationships, Section 3 analyses the detectability of the floating gate fault using the three classical test strategies. We discuss detectabvlity according to the unpredictable polysilicon-to-bulk capacitance Cpb. A new testing technique for the Static Current strategy is proposed based on the induction of voltage on gate of the faulty transistor, through a crossing metal wire. We show that if the voltage at the floating gate of an n-MOS transistor in a logic gate assumes a value between V.rN and 'JDD (VpT and Vss for a p-M[OS transistor), a quiescent current path in the logic gate can be created. This current can easily be sensed by the static current strategy. Complete analysis is given by considering an example of a two input NOR gate. We show that a greater value of the predictable parameter metal-poly capacitance CmP, guarantees a higher probability for the detection of a floating gate fault.
Section 4 describes the detectability intervals for the three test strategies SV, DV and SC. We show that the range is larger for the: Dynamic voltage technique than for the Static Voltage technique. The Static current strategy exhibits a complementary interval with respect to both SV and DV strategies. A combination of either one of the voltage strategies and the Static current strategy using the proposed technique, can ensure complete coverage of the floating gate faults.
Finally, we anakyze how the detectability interrials change with the amount of initial charges trapped on the floating gate transistor. We show that a greater value of initial trapped charges decreases the detectability interval for the SV and DV strategies, whereas the inte,rval increases for the Static Current strategy. This again suggests a combination of both the current and voliage testing strategies to ensure a complete coverage of the floating gate faults.
Floating gate transistor defect
A floating gate transistor consists of an n-channel lor a p-channel MOS transistor gate not controlled by any line due to an open circuit on the gate connection. In such a configuration, a voltage is induced at its gate with values depending on the coupling capacitances of the transistor and of the surrounding circuitry, and by the gate oxide trapped charges. Consider the n-transistor shown in Figure 1 . The gate connection of the transistor is open, i.e., not connected to the gate control node through a "good" ohmic connection; hence the potential of the gate is floating. The electrical environment consists of poten1.ials and capacitances [5, 141 . The different potentials are the source (V,), bulk (V& and drain (V,) potentials. In Figure 1 . A floating gate transistor (FGT).
addition, we assume that a metal track crosses the gate. The corresponding potential is V,,,. Finally, we assume that charges Qo can be trapped in the silicon dioxide. Many well-known origins such as hot electrons, photons, and technological processes can induce charges in the silicon dioxide [17] . The different capacitances are the gate to source, bulk and drain capacitances Cgs, Cgb, and Cgd, the gate to source and gate to drain overlap capacitances Cgso and Cgdo, the metal to gate overlap capacitance CmP, and polysilicon on thick oxide to bulk capacitance Cpb. The resulting electrical equivalent circuit for an n-MOS transistor is given in Figure 2 For an n-channel MOS device, the bulk is grounded and the terminal labels are assigned so that drain-to-source voltage Vds is normally positive. For the sake of convenience, the source is considered grounded and used as a reference. Going on these assumptions, from [ 161 made experimental measurements from fabricated n-MOS transistors with floating gate defects. The experimental data showed that the defective transistors might still work in the saturation region for high drain voltages. The induced voltage at the floating gate VFG decreases as the drain voltage decreases. For a certain drain voltage, the transistor begins to work in cut-off (VFG =VTN). Then, the floating gate transistor is not completely turned off but rather works in the sub-threshold region, low current levels flow through the defective transistor and the transistor can be considered as slightly ON.
From equation (I) , it is also clear that the induced voltage on the defective transistor decreases for higher values of Cpb and increases for lower values of the same. Similarly, with Vi,, = VDD, the induced voltage at the gate of a transistor increases for higher value of CmP and decreases with a lower value. Whereas. with VI,, = 0, the induced voltage at the gate decreases for a higher value of Clnp and increases with a lower value. Similar relationships of Cmp and Cpb were observed by Champac and Figueras [ 151.
The metal-polysilicon capacitance Cmp is an overlap capacitance whose value depends on the gate capacitor area and the metal-to-poly capacitance per unit area [3, 5 , 14, 161. The area can be extracted from the circuit layout and the value per area unit is a known technological parameter. Consequently, the C,,,, value for a given defect can be predicted. In the same way, by using the layout and the technological parameters, the Cgd and C,, capacitances can be computed. The quantity of the trapped charges is a technological specificity that is not commonly given but can be determined [6] . All the parameters of the interconnect open defect appear being predictable except the polysilicon on thick oxide capacitance Cpb. Indeed, the value per area unit is perfectly known, but the same depends on the location of the open on the line, which is purely random. So, for the interconncct open, the Cpb capacitance must be viewed as an unpredictable parameter.
The above analysis has been centered on an n-MOS transistor. A similar analysis can be carried out for a p-MOS transistor.
Floating gate fault detection
The circuit in Figure 4 , composed of a NOR gate and an inverter illustrates an interconnect open. In the NOR gate, the gate of the n-MOS transistor on input V,,,, is disconnected. In this section we examine the behavior of the floating gate fault with respect to the Static Voltage, Dynamic Voltage, and Static Current test techniques. In each case, it is demonstrated that the detection depends on the unpredictable parameter Cpb. Figure 4 using a standard 0.5 micron technology. It is assurned for these simulations that there is no initial charge Qo on the floating gate transistor. 'The behavior of the circuit with initial charge considerat ion will be discussed later in Section 4.1. The first NOR gate input V,,, performs a rising transition from 0 to 3.3V, while the second NOR gate input Vm2 is equal to OV In the fault-free circuit, the output of the NOR gate obviously switches from 3.3V to OV. The behavior of the faulty NOR gate output VNoR is given in Figure 5 (a) for different Cpb values.
------- To analyze the faulty behavior of Figure 5 , we have to detail the behavior of the floating gate transistor. When VlIl1 = OV, the p-MClS transistor is ON and the faulty n-MOS transistor is slightly ON (as described in Section 2). In this situation, we have two fighting conducting transistors. Due to the very different conduction of these two transistors, the output of the NOR gate is VNOR=3.3V, which is the correct value. Note that the difference of degree of conduction is so large that the output is equal to 3.3V whatever the parameters of the defect: Cmgo, Cpb, Cgd, etc. The inverter coritrolled by a high output produces a low output V,,,=OV. The current flowing through the p and n-transistor is negligible due to the low degree of conduction of the floating n-MOS transistor.
When the inpui rises to VIn1=3.3V, the p-MOS transistor is turned off, and the faulty n-MOS transistor remains slightly ON. In this situation, we no longer have two opposing transistors but only one slightly conducting n-MOS transistor. Consequently, the floating n-MOS transistor starts to slowly discharge the output node VNOR. The output voltage VNOR slowly decreases as illustrated in Figure 5 . But the voltage induced on the floating gate depends on the drain voltage, which precisely is VNOR. So the voltage induced on the floating gate decreases as VNoR decreases. For a certain VNoR = Vfinal, this floating gate voltage is equal to threshold voltage VTN and the transistor is turned OFF as described by Champac and Figueras [ 141. In this new situatioin we have hvo OFF transistors, the NOR gate output is in a high impedance state and the Final voltage Vfillal is memorized on the output. Now note that the final voltage Vfinal strongly depends on the defect parameters including the unpredictable parameter Cpb as illustrated in Figure 5. 
Static voltage (SV) strategy
Considering a Static Voltage strategy, it clearly appears in Figure 5 that the circuit operates correctly when the input Vil,I=CW (the effect of the crossing metal potential in this situation, will be discussed in Section 3.3). When Vil,l=3.3V, the final NOR gate output voltage is Vfinal. If the final voltage is greater than the logic threshold Vth,,,, of the inverter, this voltage is recognized as a faulty logic '1' and a faulty value can be propagated through the circuit, to a primary output.
The final voltage depends on the transistor technological and topological parameters: CO,, VT, pll, pp, W,, W,, L,, L,, Cmg0, Cgd, including the trapped charges [6] . But it is a prime importance to remark that this voltage also depends on the unpredictable poly-to-bulk capacitance value: Cpb. Due to the presence of the unpredictable capacitance value, it is not possible to predict the final voltage. Consequently, the static voltage strategy is not able to unconditionally predict the detection of a floating gate fault. However, we studied the variations of the faulty behavior according to the values of the unpredictable parameter. Using Spectre simulations, we can draw the Static voltage Vflnal versus Cpb characteristics as illustrated in Figure 6 . In this Figure, Vfinal 
Dynamic voltage (DV) strategy
When VIllI rises from 0 to 3.3V, the NOR gate output falls from 3.3V to Vfinal. Note that this falling transition is delayed due to the low degree of conduction of the floating gate transistor. If this delay D is greater than the slack time SL of the node, a faulty value will be captured on the circuit output. It is clear that the resulting delay D depends on transistor technological and topological parameters and on the poly-bulk capacitance Cpb. As for the static voltage detection, due to the presence of the unpredictable polybulk capacitance value, it is impossible to compute a priori the delay D. Consequently, the Dynamic Voltage strategy is not able to unconditionally predict the detection of a floating gate fault.
Here again, we studied the variation of the faulty behavior according to the values of the unpredictable parameter Cpb. Using Spectre simulations, Figure 7 gives the delay versus Cpb characteristics where the delay increases when Cpb increases. The delay D is greater than the slack time SL if the unpredictable parameter Cpb is greater than a critical capacitance CcDV. It is interesting to note that the delay D becomes infinite when Vfinal becomes greater than the logic threshold VthmV of the inverter.
Indeed, in this case there is no commutation and the delay fault behaves as a stuck-open fault which may be viewed as a particular case of a delay fault. Consequently this faulty dynamic behavior includes the faulty static behavior and we have CCDV< CcsV. This small example illustrates that a FGT fault can be detected using Dynamic Voltage test if the unpredictable parameter Cpb falls into the interval [C,~",CO]. 
Static current (SC) strategy
Due to the low degree of conduction of the floating gate transistor (slightly ON state), the current in the NOR gate is negligible whatever the input vector and the defect parameters. No current detection of the floating gate is possible by giving a rising transition on V,,,l keeping VinZ=O while only considering the current flowing in the NOR gate. This detection may become possible if we consider the current flowing in the driven inverter gate. That is, when V,,,l=OV, the output of the NOR gate is equal to Vfinal which is an intermediate voltage between Vi and VDD-VT. In such conditions, the two transistors of the inverter are 'ON' (with different degrees of conduction) and a current I o D~ flows in the inverter from VDD to Vss during the steady state [6, 9, 11116] . But generally, this is not a valid test strategy for IoDQ, as the situation might become entirely different if instead of an inverter, a complex gate was attached to the output of the faulty gate.
The following details a technique, which makes the circuit IDDQ testable independent of current in the driven gate, by controlling the potential V,, of crossing metal wire. The behavior of the circuit with different metal-poly capacitances is described first followed by the analysis for behavior with the unpredictable parameter Cpb. impedance path from the power supply to ground through the defective transistor is created (as the defective n-MOS transistor is sZightZy ON). If the voltage at the floating n- Figure 9 shows the simulation results with C , , = 150aF, 300aF, 650aF, 950aF; Cpb = 1fF; and Cgdo=lOOaF using a standard 0.5 micron technology. VI,, = OV, the voltage on the floating gate Vfg, acquires a larger value with CIll,=15OaF as compared to Cmp = 300aF, 650aF, 950aF, etc., i.e., the higher the value of Cmp the lower the value of Vfg (efer to the first half of the simulation). When VI, rises to 3.3 V (the second half of the simulation), the voltage on the floating gate also increases, i.e., the higher the C,,,,, the higher the Vfg. Figure 9(b) shows the I DDO current flowing through the floating gate transistor. The plots indicate that when V,,,=OV, the current is inversely proportional to Cmp. This is because the floating gate acquires a larger voltage with a smaller Clllp when V,,,=OV, as described above. But when VI,, jumps to 3.3V, the current becomes directly proportional to Cnlp. The amount of this current is considerable and in the range of microamperes. This current can be easily detected by the IDDo testing technique. Figure 10 shows plots obtained by sweeping Cpb, with Cmp = 300aF. 'The plots indicate that increasing Cpb decreases the relative value of Cmp, and as VQ is inversely proportional to (Ip,, (as per equation l), the floating gate acquires a smaller voltage and the current in the faulty gate decreases. The above discussion shows the strong dependence of C and C, , on the induced gate voltage and on the quiescent current. If Cpb increases, a greater value of C,,, is required in order to have significant values of quiescent current. For the same Cmp and for higher values of Cpb, the induced gate voltage decreases, and hence the quiescent current also decreases. For a defective transistor with the same value of Cpb and higher values of Cmp, the induced gate voltage increases and hence the quiescent current increases too. Figure 11 gives the current versus C p b characteristics with Cllip of 250aF. A NOR cell with an n-MOS floating gate transistor on Input 1, was laid out using a standard 0.5 micron technology, having n-transistors of dimension 0.6 p by 2p, and p-transistors of dimension 0.6p by 3p. A crossing metal wire of length 1 l o p in metal 3 gave C,,, = 422aF. A value of 250aF for C,,, is therefore a reasonable value to plot the current versus Cpb characteristics. Similarly, to get a critical value for IDDQ testing, a circuit of 10,000 gates was laid out using the same 0.5-micron technology. An IDDO current of 0.34 pA was observed for these 10,000 gates. Considering a safety factor of 10 we get 3.4 pA as a critical current for IonQ testing. 
Test strategy delectability intervals for the floating gate transistor fault
In the previous section, the detection of floating gate faults has been analyzed using three different test strategies, viz., Static Voltage, Dynamic Voltage and Static Current. This analysis can now be used to clarify the relationships between these test strategies.
First, the main remark coming from the previous study is that the behavior of a defect clearly depends on unpredictable parameters. Second, for a given test strategy, the detection of a given defect can never be guaranteed due to the presence of its unpredictable parameter. However, the defect can be detected by the considered test strategy if its unpredictable parameter falls within a given interval. More formally, each couple (Defect, Test Strategy) is associated with a given interval.
As indicated above, a defect cannot be simply declared as detected or un-detected. Hence. the efficiency of a test strategy cannot be evaluated using the oversimplified concept of detection or non-detection. Consequently, the unpredictable parameter interval represents the only criterion that can be used to evaluate the efficiency of a Test Strategy as well as to compare the efficiency of different Test Strategies. Figure 12 shows the detectability intervals for Static Voltage, Dynamic Voltage and Static Current strategies for FGT faults.
The global consideration of Figure 12 shows that any Test Strategy is able to detect the considered defect. In each case, we observe a non-empty interval. Using the oversimplified detection / non-detection concept, the three test strategies appear as equivalent. Ofcourse, this is not the case when considering the size of the interval. Indeed, it seems clear that larger interval means a higher probability of defect detection, and so a higher efficiency. The Static Voltage strategy presents an interval smaller than the Dynamic Voltage since Ccsv is always greater than CCDV. Consequently, we can say that DV ( zone 2,3,4 ) is more efficient than SV testing ( zone 3,4 
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All the above siinulation results were performed by considering the worst case scenario, with no initial charge on the faulty transistor. In this sub-section we explain how the detectability intervals change with the amounl of charge Q, , trapped on the floating gate transistor. Figure 13 shows the behavior of the NOR gate output voltage Vfinal, when the initial charge Qo on the floating gate increases. It is evident that as the initial charge on the floating gate increases, the voltage at the output of the faulty gate decreases. Hence the detectability intervals for Static Voltage and Dynamic Voltage strategies decrease too. As for the Static Current strategy, a higher Vf, means a higher current in the faulty transistor. Figure 15(a) illustrates the change in current through the floating gate transistor when the value of initial charge on the floating gate Q, increases. 
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Conclusion
In this paper, we study the detection of floating gate faults using Static Voltage, Dynamic Voltage and Static Current strategies. We showed that the behavior of the defect depends on two classes of parameters, i.e., predictable and unpredictable. Predictable parameters include both technological information from the process and topological information from layout. The unpredictable parameters include the random information coming from the size, location and nature of the fault. Furthermore, we showed that the metal-poly capacitance C, , and the metal potential V,,, together with the unpredictable poly-bulk capacitance Cpb, play an extremely important role in determining the final output voltage and the steady state current of a faulty gate. We demonstrate analytically that the three test techniques (namely, the SV, DV and SC strategies) are able to detect floating gate fault each one for a given range of the unpredictable parameter. It is shown that a combination of a voltage and current test strategies can ensure 100% detection of the floating gate defect. The effect of initial charge on the floating gate is also analyzed. It is shown that the detectability intervals for the voltage strategies decrease, while the detectability interval for the current strategy increases. Hence, it is mandatory to conduct both current and either of the voltage strategies for the floating gate fault detection to ensure complete coverage of the faults.
